SCAN SEGMENTED STUMPS ARCHITECTURE FOR LOW POWER
نویسندگان
چکیده
منابع مشابه
A New Low-Power Scan-Path Architecture
In this paper, we present a low power architecture for scan-path. This architecture is suitable when it is used with a test compression. Based on data compression methodology, the vector set is partitioned so that the segments repeated in every scan can be removed. Here, it is not needed to change all bits of scan path during the new scan path where new test vector will be filled. In this way, ...
متن کاملDouble-Tree Scan: A Novel Low-Power Scan-Path Architecture
states at circuit nodes may erroneously change. Further, BIST schemes with random test patterns may need an excessive amount of energy because of longer test length. Abstract I n a scan-based system with a large number of flip-flops, a major component of power is consumed during scanshift and clocking operation in test mode. In this paper, a novel scan-path architecture called double-tree scan ...
متن کاملSegmented bus design for low-power systems
This paper proposes a bus-segmentation method that efficiently reduces the switched capacitance on the bus. The power consumed by the bus can, therefore, be substantially reduced. The basic idea of bus segmentation is to partition the bus into several bus segments separated by pass transistors. Highly communicating devices are located to adjacent bus segments, thus, most data communication can ...
متن کاملReconfigurable scan architecture for test power and data volume reduction
With exponential development in the semiconductor technology in recent years, the magnitudes of test power consumption and test data volumes have increased significantly. This has resulted in over-testing because of IR drops. This paper proposes a reconfigurable scan architecture to overcome these challenges. The proposed architecture increases the flexibility of the scan partitioning technique...
متن کاملScan Based Circuits with Low Power Consumption
In this paper we present a low power scan design method. Nowadays the Boundary Scan (BS) diagnostic access to the circuit input and output cells combined with a scan chain of concatenated internal flip-flops (FF) has become to be a standard. An alternative parallel diagnostic access method called Random Access Scan (RAS) is not used in nowadays ICs because of more difficult routability. In spit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Research in Engineering and Technology
سال: 2016
ISSN: 2321-7308,2319-1163
DOI: 10.15623/ijret.2016.0507073